This chapter describes relevant aspects of the use of SHAVEs and hardware accelerators of the TM NPU with regard to MicroPython API usage.
Note:
A general description regarding the architecture and details of the Myriad X subsystems (such as multi media subsystem, CPU subsystem, and shave subsystem) can be found in the TM NPU User Manual.